Get hands-on and see the Xilinx Zynq-7000 EPP in action at DESIGN West

The buzz about DESIGN West is rising to a crescendo. For example, I just heard from the folks at Xilinx that ESC Silicon Valley 2012 attendees will have the opportunity to gain hands-on experience through workshops as well as see Zynq-7000 extensible processing platforms at work.

During the conference, visitors will learn how to design optimal embedded systems through activities such as design workshops targeted for software and hardware engineers alike, a presentation on how to optimize system performance through the use of coprocessor accelerators in an Open Source framework, and booth demonstrations highlighting Zynq-7000 EPP devices, supporting tools, operating systems and applications.

What:   ESC Silicon Valley at DESIGN West 2012
Where: San Jose, CA, McEnery Convention Center, Booth #1708
When:  Conference – March 26 – 29, 2012
             Exhibits – March 27 – 29, 2012

WORKSHOPS
Tuesday, March 27, Room B4
10:00 a.m. – 5:00 p.m., 90 minute sessions
Zynq-7000 Extensible Processing Platform Design Workshop: for Software Engineers
Targeting the Zynq-7000 EPP Development Platform, attendees will gain hands-on experience developing software for the Zynq-7000 EPP and learn how to use the Xilinx Eclipse environment-based Software Development Kit (SDK) to compile, link and debug software applications written in ‘C.’

Wednesday, March 28, Room M
10:00 a.m. – 4:30 p.m., 75 minute sessions
Zynq-7000 Extensible Processing Platform Design Workshop: for Hardware Engineers
Attendees of this workshop will gain hands-on experience using the Xilinx Platform Studio to customize the processor system, including DDR memory controller and common peripherals like Ethernet MAC, USB, SD/SDIO, GPIO and UART. Attendees will also add a programmable logic peripheral, and export the design to the SDK where they will test the hardware design with a software application.

Thursday, March 29, Room M
10:00 a.m. – 1:30 p.m., 75 minute sessions
Developing and Integrating Zynq-7000 EPP Hardware Accelerator Blocks using The MathWorks Model-Based Design
This workshop will provide an introduction to modeling, implementing and integrating hardware accelerator blocks for the Zynq-7000 EPP using The MathWorks Simulink model-based design tools. The focus of this workshop will be to highlight an algorithm to programmable logic design flow that does not require RTL design experience.

EXHIBITION DEMOS
Tuesday-Thursday, March 27-29
Visitors will see in-booth demonstrations (#1708) highlighting Zynq-7000 EPP development offerings such as software development tools like the ARM Development Studio 5 (DS-5) and the Zynq-7000 EPP Virtual Platform developed with Cadence, as well as multiple Operating Systems (Android, Linux and several others) running on Zynq-7000 devices. Several Zynq-7000 EPP application examples will also be showcased, such as the hardware acceleration of HD image processing software algorithms and closed-loop real-time control with video object tracking demonstrations, reinforcing the value of the tight integration between the programmable logic and the processing system.

PAPERS
Tuesday, March 27
3:15 p.m. – 4:15 p.m., Marriott Salon 5
Zynq-7000 EPP Virtual Platform – A Real Way to Accelerate Processing Platform Development and Debug
Xilinx technical marketing engineer, Dave Beal, will explore how an extensible virtual platform enables a software developer to target a hardware platform or board that does not exist yet, is not readily accessible, or may be too costly or burdensome to deploy across a very large team.

Thursday, March 29
2:00 p.m. – 3 p.m., Room J1
Enhancing System Performance with Coprocessor Accelerators in an Open Source Framework
Xilinx director of processing platforms, Dan Isaacs, will present a new approach using the existing Open Source framework to model and develop systems where overall performance is optimized through use of programmable hardware co-processing engines. Isaacs will also talk about solutions to real-world applications and customer issues through case study examples comparing pure software based approaches to a combined HW/SW hybrid approach.  

Thursday, March 29
2:00 p.m. – 3 p.m., Room N
ASSPs with Programmable Logic – A New Generation of Systems On a Chip
In this session, Xilinx senior manager, processing platforms, Glenn Steiner and Xilinx senior manager, processing technical marketing, Greg Brown, will take a quick look at the history of integration of processor systems with programmable logic, review current and future market offerings, and then cover the tradeoffs between the different offerings. Using detailed examples, Steiner and Brown will also examine how to use these products to implement your own custom application specific System On a Chip.

Thursday, March 29
3:15 p.m. – 4:15 p.m., Marriott Salon 5
Partial Reconfiguration and Multicore Processing – A Performance Partnership
Steiner will explore the different facets of partial reconfiguration – what it is, how it works, and how it can reduce system costs while increasing system flexibility and performance. Steiner will also discuss multiple partial reconfiguration design examples, including FPGA based processor coprocessors and how these coprocessors can provide acceleration for multicore processors.

Thursday, March 29
3:15 p.m. – 4:15 p.m., Room N
Algorithmic Acceleration of Processing Systems Using High-Level Synthesis
In this session, Isaacs will introduce designing with High-Level Synthesis and provide a demonstration of a real-world design example generated from latest tools for embedded processing systems with programmable logic. Isaacs will also compare key metrics versus traditional design methodologies.

How Customers are Adopting Zynq-7000 EPP
Attendees can see how Zynq-7000 EPP is expanding its ecosystem and accelerating embedded system development by visiting the ARM, Wind River, Micrium, Express Logic, Lauterbach, Enea Software, and Mentor  Graphics booths.

About ESC Silicon Valley 2012
The Embedded Systems Conference (ESC) is the global electronics industry’s leading event. With cutting edge product demonstrations, visionary speeches and hundreds of essential technical training classes and accreditation opportunities, ESC is the ideal venue for the design engineering community to learn, collaborate and recognize excellence. In addition, ESC Silicon Valley celebrates decades of unique local electronics industry culture, innovation and significant contributions to the global technology industry.

Visit www.ubmdesign.com/breaking-news for more news from DESIGN West

---

If you found this article to be of interest, visit Programmable Logic Designline where you will find the latest and greatest design, technology, product, and news articles with regard to programmable logic devices of every flavor and size (FPGAs, CPLDs, CSSPs, PSoCs...).

Also, you can obtain a highlights update delivered directly to your inbox by signing up for my weekly newsletter – just Click Here to request this newsletter using the Manage Newsletters tab (if you aren't already a member you'll be asked to register, but it's free and painless so don't let that stop you [grin]).